

Subscribe (Full Service) Register (Limited Service, Free) Login

The ACM Digital Library C The Guide Search:

THE ACM DIG TAL LIBRARY

Feedback Report a problem Satisfaction survey

A cache consistency protocol for multiprocessors with multistage networks

Full text

<u>Pdf</u> (921 KB)

Source

International Conference on Computer Architecture archive

Proceedings of the 16th annual international symposium on Computer architecture table of

Jerusalem, Israel Pages: 407 - 415 Year of Publication: 1989 ISSN:0163-5964 Also published in ...

Author

P. Stenström Department of Computer Engineering, Lund University, P.O. Box 118, S-221 00 Lund, Sweden

Sponsors IEEE-CS: Computer Society

SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher ACM Press New York, NY, USA

Additional Information: abstract references citings index terms collaborative colleagues peer to peer

Tools and Actions:

Find similar Articles Review this Article

Save this Article to a Binder Display Formats: BibTex EndNote ACM Ref

DOI Bookmark:

Use this link to bookmark this Article: http://doi.acm.org/10.1145/74925.74971

What is a DOI?

↑ ABSTRACT

A hardware based cache consistency protocol for multiprocessors with multistage networks is proposed. Consistency traffic is restricted to the set of caches which have a copy of a shared block. State information is distributed to the caches and the memory modules need not be consulted for consistency actions. The protocol provides two operating modes: distributed write and global read. Distribution of writes calls for efficient multicast methods. Communication cost for multicasting is analyzed and a novel scheme is proposed. Finally, communication cost for the protocol is compared to other protocols. The two-mode approach limits the upperbound for the communication cost to a value considerably lower than that for other protocols.

↑ REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

- 1 J. K. Archibald, A cache coherence approach for large multiprocessor systems, Proceedings of the 2nd international conference on Supercomputing, p.337-345, June 1988, St. Malo, France
- 2 James Archibald , Jean-Loup Baer, Cache coherence protocols: evaluation using a multiprocessor simulation model, ACM Transactions on Computer Systems (TOCS), v.4 n.4, p.273-298, Nov. 1986



Subscribe (Full Service) Register (Limited Service, Free) Login

Search: • The ACM Digital Library C The Guide

+title:cache +title:consistency

THE ACM DIGITAL LIBRARY

Feedback Report a problem Satisfaction survey

Terms used cache consistency

Found 28 of 185,942

results

Sort results relevance by Display

expanded form

Save results to a Binder Search Tips Open results in a new

Try an Advanced Search Try this search in The ACM Guide

window

Results 1 - 20 of 28

Result page: 1 2 next

Relevance scale

1 Research session: views and cache management: Caching with "good enough"

currency, consistency, and completeness Hongfei Guo, Per-Åke Larson, Raghu Ramakrishnan

August 2005 Proceedings of the 31st international conference on Very large data bases VLDB '05

Publisher: VLDB Endowment

Full text available: 📆 pdf(317.31 🙉) Additional Information: full citation, abstract, references, index terms

SQL extensions that allow queries to explicitly specify data quality requirements in terms of currency and consistency were proposed in an earlier paper. This paper develops a data quality-aware, finer grained cache model and studies cache design in terms of four fundamental properties: grante, consistency, completeness and currency. The model provides an abstract view of the cache to the query processing layer, and opens the door for adaptive cache management. We describe an imp ...

2 An Asynchronous Avoidance-Based Cache Consistency Algorithm for Client Caching **DBMSs**



M. Tamer Özsu, Kaladhar Voruganti, Ronald C. Unrau

August 1998 Proceedings of the 24rd International Conference on Very Large Data Bases VLDB 'S"

Publisher: Morgan Kaufmann . Jblishers Inc.

Additional Information: full citation, citings.

3 Cache: An active data-aware cache consistency protocol for highly-scalable data-



shipping DBMS architectures

Keqiang Wu, Peng-fei Chua: David J. Lilja
April 2004 Proceedings of 2 1st conference on Computing frontiers

Publisher: ACM Press

Full text available: 📆 pd(428-25 file) Additional Information: full citation, abstract, references, index terms

In a data-shipping database system, data items are retrieved from the server machines, cached and processed at the client machines, and then shipped back to the server. Current cache consistency approaches typically rely on a centralized server or servers to enforce the necessary concurrency control actions. This centralized server imposes a limitation on the scalability and performance of these systems. This paper presents a new consistency protocol, Activative ware Cache Consistency (ADCC), ...